Figure 7From: Synthesizing genetic sequential logic circuit with clock pulse generator Topology of the rising edge-triggered genetic JK flip-flop. Back to article page