Figure 8
From: Synthesizing genetic sequential logic circuit with clock pulse generator

Topology of the falling edge-triggered genetic JK flip-flop.
From: Synthesizing genetic sequential logic circuit with clock pulse generator
Topology of the falling edge-triggered genetic JK flip-flop.